Chip Design Flow · Logic Synthesis
Logic Synthesis
Turn code into logic gates.
A synthesis tool translates RTL into a gate-level netlist — a network of AND/OR/flip-flop cells from a standard cell library — while meeting timing, area and power constraints.