Chip Design Flow · Placement
Placement
Pack thousands to millions of cells into rows.
Every standard cell in the netlist is assigned an exact (x,y) location within the floorplan, arranged in rows — optimized to minimize wire length and meet timing.