VLSI Concept · Physical Design
Timing-Driven Placement & Congestion
Where you put things determines whether they can even be wired up.
Placement isn't just packing cells efficiently — it has to balance wirelength, timing criticality (critical-path cells placed closer together), and routing congestion (too many wires trying to pass through the same small area creates a bottleneck that can't physically be resolved).