DigiFlop

Deliver the clock to every flip-flop, in sync.

Chip Design Flow · Clock Tree Synthesis
Clock Tree Synthesis
Deliver the clock to every flip-flop, in sync.

A balanced buffer tree distributes the clock signal from a single source to every sequential cell, minimizing skew so all flops switch at (almost) the same instant.

InputsPlaced design
OutputsClock tree (buffers/inverters + routing)
Typical toolsCTS engine (part of P&R tool)
▶ Try the interactive version