Verilog Coding Exercise · Sequential
D Flip-Flop
Whatever is on D gets copied to Q on the next clock edge.
The simplest and most common storage element in RTL design — samples D on every rising clock edge and holds that value until the next edge.