Verilog Coding Exercise · Combinational II
1:8 Demultiplexer
One input, routed to exactly one of eight outputs.
The mirror image of a multiplexer — a single data input is routed to one of eight output lines chosen by a 3-bit select code, with every other output held at 0.