Chip Design Flow · Physical Verification
Physical Verification
Check the layout obeys manufacturing rules.
DRC (Design Rule Check) confirms geometries are manufacturable; LVS (Layout vs Schematic) confirms the layout matches the netlist; LVC checks logical equivalence — the final quality gate before signoff.