PVT Corners

VLSI Concept · Timing

PVT Corners

Your chip has to work in the worst case, not just the typical case.

Every chip is signed off across multiple Process/Voltage/Temperature (PVT) corners — because manufacturing variation and real-world operating conditions mean no two chips, and no single moment in time, behave exactly like the "typical" simulation.

Typical cornersSS (slow-slow), TT (typical-typical), FF (fast-fast), plus voltage/temperature combinations.

Why it mattersA design that only passes timing at typical conditions can fail in the field on a hot day or a slow manufacturing batch.

Rule of thumbSetup timing is checked at the slowest corner; hold timing is checked at the fastest corner.

Related